#### 01.03.22

# FABRICATION PROCESS TECHNOLOGY

SEI originally developed the sophisticated GaAs metal semiconductor field effect transistor (MESFET) process of IC's for use in high-speed optical communications systems. To realize low cost and high volume GaAs IC production, requires the uniformity of device characteristics from wafer to wafer as well as across a wafer. The self-aligned gate structure has been established as the best technology to obtain excellent device performance and highly uniform characteristics across the wafer. SEI provides the manufacturable self-aligned lightly-doped drain (LDD) GaAs MESFET based on a single resist-layer dummy-gate (SRD) process. The fabrication process of the pulse-doped MESFET for wireless devices is also based on the SRD.

SEI provides various GaAs IC's for use in high-speed optical communications systems. The lineups cover the data communications system with the data rate up to a couple of hundred-Mbps and the telecommunications system with the transmission speed up to 10 Gbps, featuring low-noise performance in the receiver circuits and excellent waveshape in the driver circuits. Customers can choose bare chips, plastic molded packages, metal hermetic-sealed packages, and so on for use. All customers can develop the original GaAs IC's using the SRD process because SEI prepares the foundry service with the standard.

### • SRD

The GaAs MESFET in the SRD process has a buried p<sup>-</sup> layer lightly doped drain (BPLDD) structure as shown in Fig. 1-2-1. The main SRD process flow is shown in Fig. 1-2-2. Undoped LEC 3-inch substrates are selectively implanted with 70 KeV Be<sup>+</sup> and 30 KeV

Si<sup>+</sup> to form the device active regions. A fully depleted BP-layer was adopted to prevent the increased parasitic capacitance. After deposition of plasma enhanced chemical vapor deposition (PE-CVD) 800 Å SiN film, a 1.6 mm thick photoresist, which acts both as an ion stopping mask during implantation and dummy gate, is patterned by an iline stepper. For n<sup>+</sup> layer formation, high-dosage Si<sup>+</sup> implantation is carried









Fig. 1-2-2 : SRD Process Flow

out at 90 KeV through the SiN film. After the photoresist is reduced by  $O_2$  plasma etching, Si+ is implanted at 50 KeV through the SiN film for n'-layer. The dummy gates are substituted with sputtered 3000 Å SiO<sub>2</sub> film. The SiO<sub>2</sub> adhering to the side wall of the photoresist can easily be removed in a buffer-HF solution. After lifting off the undesired photoresist and SiO<sub>2</sub>, electrical activation is performed at 800 °C for 20 minutes in N<sub>2</sub> ambient. After opening the source/drain regions by reactive ion etching (RIE), the AuGe/Ni is evaporated and alloyed for ohmic contact.

The gate electrode regions are patterned using tri-level resist, opened by  $CF_4$  RIE when the  $SiO_2$  acts as an etching mask, and then Ti/Pt/Au is evaporated and lifted off. The gate metal overlaps the  $SiO_2$ -SiN film by 0.3 µm on each side to keep alignment margins. Isotropic etching for the photoresist is one of the key technologies. Figure 1-2-3 shows the photoresist etching characteristics. By optimizing the pressure and RF power of the parallel plate type etching apparatus, SEI suc-





cessfully obtained good controllability of etching characteristics. The photoresist maintains sufficient thickness to act as an ion-stopping mask after etching. In addition, the photoresist maintains clear rectangularity during the  $n^+$  process, which is important to control the pattern inversion by SiO<sub>2</sub> deposition and lift-off.

#### **Determination of Production Standards**

To obtain uniform device characteristics from wafer to wafer, SEI determined the control standard of several parameters. In the SRD process, n<sup>+</sup> and n'-layers are formed by implan-

tation through SiN , so the thickness of the SiN film affects the sheet resistance of these layers. The production standard of SiN film thickness was 800±80 Å, which could control the sheet resistance of the n<sup>+</sup> layer at 265±10  $\Omega/\Box$ . It is well known that device characteristics are affected by the gate length (Lg), n<sup>+</sup> spacing (Ln<sup>+</sup>), and the spacing between the n<sup>+</sup>/gate edge (Lg-n<sup>+</sup>) which corresponds to the side etch amount of the dummy-gate (see Fig.1). First, the effect of Ln<sup>+</sup> on Vth was investigated.

Figure 1-2-4 shows the Ln<sup>+</sup> dependence on the Vth for 0.5  $\mu$ m devices. As shown in Fig. 1-2-4, the Lg is constant so the Lg-n<sup>+</sup> is changed. The Vth has little dependence on the Ln<sup>+</sup>. The effect of Lg-n<sup>+</sup> on the breakdown voltage (Vb) and the drain conductance (gd) as shown in Fig. 1-2-5 were investigated as well. The Vb and gd strongly depend on the Lg-n<sup>+</sup>. In analogue circuits, these characteristics affect the bandwidth, gain, sensitivity, and so on. From these results, SEI found that the Lg-n<sup>+</sup> should be controlled rather than the Ln<sup>+</sup>. Therefore, the production standards of Ln<sup>+</sup> and Lg-n<sup>+</sup> to be 1.10±0.0 4 mm and 0.30±0.015 µm, respec-







Fig. 1-2-5 : Lg-n<sup>+</sup> Dependence on Vb and gd

tively were determined for a 0.5  $\mu$ m device. When the Lg-n<sup>+</sup> is 0.30  $\mu$ m, the voltage gain (gm/gd) maximizes.

#### **DC Characteristics**

The DC parameters are taken on 20  $\mu$ m-wide process control monitor (PCM) FET's at 37 locations uniformly distributed across each wafer. Figure 1-2-6 shows the Vth dependence on the drain saturation current (Idss). The

Idss was determined by only the Vth, which suggests that Schottky characteristics and Kvalues are very stable from wafer to wafer.

Figure 1-2-7 shows the Vth and standard deviation of Vth ( $\sigma$ Vth) histograms where the Si<sup>+</sup> dose is constant (4.2×10<sup>12</sup>/cm<sup>2</sup>) for each wafer. The controllability of Vth from wafer to wafer is within ±50 mV and the  $\sigma$ Vth across the wafer is less than 30 mV for 0.5 mm devices.

The Vb was controlled at  $-8.0\pm1.5$  V for the devices of -500 mV Vth.



Fig. 1-2-6 : Vth vs. Idss for 0.5  $\mu$ m Devices





Fig. 1-2-7(b) : Histogram of σVth across a Wafer

30

#### **RF Characteristics**

S-parameters were measured by using Cascade probes and HP-8510B on 200  $\mu$ m-wide FET's. The bias conditions are Vds=2.0 V and Vg=0 V. The equivalent circuit elements are deduced from the measured S-parameter. Figure 1-2-8 shows the statistical process control charts of gm, Rds (=1/gd), and current gain cutoff frequency (f<sub>T</sub>). From these figures, gm and gd control are very good, within  $\pm$ 7 % (Max-Min) from the designed values. The control f<sub>T</sub> is also very good.



Fig. 1-2-8 : Statistical Process Control Charts of gm, Rds, and  $f_{\tau}$ 

Under the short channel approximation,  $f_{\tau}$  is determined by the following equation,  $f_{\tau}$  = Vs /  $2\pi Lg$ 

where Vs is saturation velocity and assumed to be  $1.0 \times 10^7$  cm/sec. Assuming that the deviation of  $f_T$  is attributed to the deviation of Lg, we can deduce the deviation of Lg to be  $\pm 0.05 \,\mu$ m which corresponds to the production standard of Ln<sup>+</sup>.

## • IC IMPLEMENTATION

Two kinds of Vth are used to improve the circuit performance. A GaAs IC includes an ion-implanted resistor, two-level interconnection fabricated by sputtered TiW/Au and ionmilling, and metal-insulator-metal (MIM) capacitor where SiON is used as the insulator. Figure 1-2-9 shows the schematic cross section of GaAs IC. The typical device parameters and the interconnection design rules are summarized in Table 1-2-1. SEI has been successfully fabricating various kinds of GaAs IC's for optical communications systems using the SRD process.



Fig. 1-2-9 : Schematic Cross Section of GaAs IC

|--|

Device Prameeters				
	D1-FET	D2-FET		
Vth(mV)	-500	-1100		
ldss(mA/mm)	62	190		
fT(GHz)	26	26		

	D	
Interconnection	Design	Rules

Metal Layer	Line/Via	Space
0thVia	1.2 1.2 m	1.2 m
I1st Lavel	1.5 m	1.5 m
1st Via	1.2 1.2 m	1.2 m
2nd Lavel	2.0 m	2.0 m